

Radiation Effects in Silicon-on-Insulator Devices

M. Kochiyama, T. Segu, K. Hara (University of Tsukuba)
 K. Fukuda (OKI Semiconductor Co., Ltd.), Y. Arai, Y. Ikegami, T. Miyoshi, S. Terada, Y. Unno (KEK)
 On behalf of SOPIX Group


Hiroshima STD7, Aug.29 - Sep.1, 2009

INTRODUCTION


Monolithic pixel sensors are being developed using a Silicon-On-Insulator (SOI) technology. Transistor TEG (test element group) circuits were irradiated with protons to investigate the radiation effects in SOI devices. Threshold voltage shifts are interpreted as caused by charge accumulation in the oxide layers and at the $\text{SiO}_2\text{-Si}$ interfaces. Buried P-Well can suppress the back-gate effect effectively. The effectiveness of BPW after irradiation is investigated.

1. Monolithic SOI Pixel Detector

Monolithic pixel devices are under development in a commercial SOI process provided by OKI Semiconductor where UNIBOND™ wafers are employed. The wafer allows to choose the resistivity such that the "handling wafer" is high resistive for particle detection while the SOI silicon is optimum for CMOS circuit process.



3. $I_d\text{-}V_{gs}$ Curves (proton irradiated)




4. Threshold Voltage Shifts at $V_{back}=0\text{V}$


The threshold voltage is defined where the drain current at $I_{ds}=(W/L)\times 100\text{nA}$.

Threshold voltage shifts

of NMOS transistors (Tr3-6), (left) without BPW and (right) with BPW set at 0V.
 $V_s=1.8\text{V}$ and $V_d=0$.
 The radiation dose is given in 1-MeV n_{eq} fluence/cm².




Threshold voltage shifts
 of PMOS transistors (Tr3-6), (left) without BPW and (right) with BPW set at 0V.
 $V_s=1.8\text{V}$ and $V_d=0$.



5. Back-Gate Control Method


The operation of SOI transistors is influenced by the voltage applied to the back, known as back-gate effect. In order to suppress this effect, P-Well (BPW) was formed at the BOX-handle wafer boundary.



6. Charge Contribution to V_T Shifts (TCAD)

The difference of V_T shifts between NMOS and PMOS may be attributed to the trapped charges at Si-SiO₂ interfaces and in the SiO₂, the former being negative for NMOS and positive for PMOS.

The individual contributions are simulated with TCAD for Tr4.



Summary

Radiation effects in OKI 0.20 μm SOI transistors were evaluated by irradiating TrTEG circuits up to 1.12×10^{15} 1-MeV n_{eq}/cm^2 or 0.6 MGy(SiO₂).

The threshold voltage decreases monotonically with the fluence for PMOS transistors while it re-bounds for NMOS, as expected from different interface charge signs between NMOS and PMOS.

The threshold voltage shifts at 0V back-gate voltage are similar for the devices with and without BPW, as interpreted by radiation induced traps being inherent in the oxide layers and at the interfaces. The BPW effectiveness of suppressing back-gate effects is confirmed up to proton fluence of $\sim 10^{12}/\text{cm}^2$.