

# Radiation Resistance of SOI Pixel Sensors Fabricated with OKI 0.15 $\mu$ m FD-SOI Technology

**K. Hara<sup>1</sup>, M. Kochiyama<sup>1</sup>, A. Mochizuki<sup>1</sup>, T. Sega<sup>1</sup>, Y. Arai<sup>2</sup>,  
K. Fukuda<sup>3</sup>, H. Hayashi<sup>3</sup>, M. Hirose<sup>4</sup>, J. Ida<sup>3</sup>, H. Ikeda<sup>5</sup>, Y. Ikegami<sup>2</sup>, Y.  
Ikemoto<sup>2</sup>, H. Ishino<sup>6</sup>, Y. Kawai<sup>3</sup>, T. Kohriki<sup>2</sup>, H. Komatsubara<sup>3</sup>,  
H. Miyake<sup>1</sup>, T. Miyoshi<sup>2</sup>, M. Ohno<sup>3</sup>, M. Okihara<sup>3</sup>, S. Terada<sup>2</sup>,  
T. Tsuboyama<sup>2</sup>, Y. Unno<sup>2</sup>**

*<sup>1</sup>IPAS, University of Tsukuba*


*<sup>2</sup>IPNS, KEK*

*<sup>3</sup>Oki Semiconductor Co. Ltd.*


*<sup>4</sup>Dep. Of Physics, Osaka University*

*<sup>5</sup>ISAS, JAXA,*

*<sup>6</sup>Dep. of Physics, Okayama University,*




# SOI Pixel Detector under development



**Soitec UNIBOND™ wafer**  
**electronics (p low  $\rho$ :18  $\Omega\text{cm}$ )**  
**sensor (n high  $\rho$ :700  $\Omega\text{cm}$ )**


**0.15~0.20  $\mu\text{m}$**   
**OKI-FD SOI process**





**in SOI: BOX isolates the electronics and “handle wafer”(=sensor in our application)**

- **small stray cap** high speed, small power dissipation
- **complete isolation** immunity to latch up
- **bonded SOI** can optimize resistivity for electronics and sensor
- **monolithic sensor** less material, easier in construction
- **sensitive to positive charges in SiO<sub>2</sub>** (radiation damage)
- **electronics affected by detector bias** (back-gate effect)

# SOIPIX Group Activities - history




- Group formed in 2005 to develop SOI monolithic pixel devices as KEK-Universities-OKI Electric collaboration
- 1<sup>st</sup> chips (TOPPIX and other TEGs) in 2006 with 0.15 $\mu\text{m}$ 
  - develop procedure to fabricate electrodes through BOX
- 2<sup>nd</sup> round (TOPPIX new, INTPIX, other TEGs) in 2007 with 0.15 $\mu\text{m}$ 
  - new design/process to suppress early breakdown
  - more reliable electrode fabrication through BOX
- Present round (INTPIX2, CNTPIX, others) with 0.20 $\mu\text{m}$ 
  - quick performance tests are done. revised sensor delivery in winter





actually, US labs reside together

# SOIPIX (TOP/INTPIX2) – status and future



- Detection of visible light confirmed
- Detection of X-ray confirmed




- Application to HEP (detection of MIP) is limited by
    - applicable bias (130V now), available wafer resistivity ( $700\Omega\text{cm}$ ), wafer thickness ( $350\mu\text{m}$ )
    - sensitivity to back gate voltage (=detector bias)
    - resistance to radiation
- irradiated with 70-MeV protons (TOPPIX:  $1.2 \times 10^{15}$  &  $1.3 \times 10^{16}$  1-MeV  $\text{n}/\text{cm}^2$ )
- irradiated with  $^{60}\text{Co}$  (TOPPIX 0.1k~0.6MGy, TrTEG 0.1k~5MGy)





# TOPPIX (32x32 pixels each with 20 $\mu$ m square)

INTPIX2 is a 128x128 version




HV ring bias ring (GND) I/O



- active pixel sensor
- analog (Aout) selected by row/col addr.
- reset signal used to check the amplif.
- detector biased through HV ring and/or from backside (aluminized)



# (1) Leak current ( $^{60}\text{Co}$ irradiation)




Irradiated with all pins at ground and in room temperature



- breakdown voltage tends to decrease with dose
- no dead channel created after 596 kGy irradiation (response to laser)






- dead channel fraction ( $\sim 1\%$ ) is improved now to a mil level






response to laser

## (2) Leak current (proton irradiation)

Irradiated with all pins at ground and at  $-10^{\circ}\text{C}$



### (3) Transistor $V_{th}$ shifts (TrTEG)





require more negative to cancel the positive charges accumulated in oxide layers

$T_{ox}$

LVT: 2.5nm ( $V_{th} \sim 0.2V$ )

HVT: 2.5nm ( $V_{th} \sim 0.4V$ )



I/O : 5.0nm ( $V_{th} \sim 0.5V$ )





- in reasonable agreement between  $\gamma$  and p irradiation
- $V_{th}$  shift depends primary on  $T_{ox}$ ,  $V_{th}$
- $V_{th}$  shift saturates above  $\sim 10kGy$  for LVT/HVT



# (4) Response to Reset (before and after proton irradiation)




- amplifier performance is limited by back-gate effect
  - working region exists after  $1.4 \times 10^{15}$  n/cm<sup>2</sup>, though narrowed by irradiation
  - not working after  $1.3 \times 10^{16}$ . Rst is not transferred.
- (explained by transistor Vth shifts)




# (5) Response to Laser


$\lambda=640\text{nm CW}$



$V_{\text{det}}=2\text{V}$





Reset



TOPPIX-n stays sensitive after  $1.4 \times 10^{15} \text{ n/cm}^2$  (no type inversion occurred?)  
 - dead channel fraction ( $\sim 1\%$ ) is improved now to a mil level

## (6) Hint for improvement




Transistor  $I_D$ - $V_{GS}$  characteristics can be recovered to of non-irradiated level by applying negative voltage to the back.

➡ Wider working region is expected for p-bulk sensor, where negative bias is applied to the back (optimum voltages are not very different among the transistor types)

Simulation work is on-going to optimize the back-gate effects

optimum voltage applied to the back to correct for the threshold shifts ( $^{60}\text{Co}$  TrTEG)

# Summary




- We are developing SOI monolithic pixel devices and performed a series of radiation resistance tests on the 1<sup>st</sup> devices.
- Electronics working region of TOPPIX is modified by proton and  $\gamma$  irradiations, as explained by transistor threshold shift (evaluated with TrTEG),
  - after  $1.4 \times 10^{15} n_{eq}/cm^2$  or 0.60 MGy, response to laser is seen with no increase in the dead channels
  - After  $1.3 \times 10^{16} n_{eq}/cm^2$ , no response to laser, as explained that RESET is not transferred properly due to large threshold shift  
possibility of no bulk type inversion up to  $1.4 \times 10^{15} n_{eq}/cm^2$
- Investigation started to adopt p-bulk SOI wafers where  $V_{th}$  shift should be partially compensated by negative voltages to the back.




# Back Up

---



# Leak current

annealing: 40min at 60°C + testing at room temp



$1.4 \times 10^{15}$

$1.3 \times 10^{16}$





exhibit diode-like IV even after  $1 \times 10^{16}$  n/cm<sup>2</sup>

# TOPPIXN Details around the edge

